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ABSTRACT 
This paper emphasizes the need for multipurpose test chips and 
comprehensive procedures for use in supplying accurate input data 
to both logic and circuit simulators and chip layout aids . It is 
shown that the location of test structures within test chips is 
critical in obtaining representative data, because geometrical 
distortions introduced during the photomasking process can lead to 
significant intrachip parameter variations . In order to transfer 
test chip designs quickly , accurately, and economically, a commonly 
accepted portable chip layout notation and commonly accepted 
parametric tester language are needed. In order to measure test 
chips more accurately and more rapidly , parametric testers with 
improved architecture need to he developed in conjunction with 
innovative test structures with on-chip signal conditioning. 
1. INTRODUCTION 
135 
The increasing complexity of VLSI circuits is forcing the development of 
coordinated aids for circuit design and layout, in particular aids that can 
be used to predict the performance of circuits prior to their fabrication. 
Key elements in the development of design and layout aids are microelectronic 
test chips, parametric testers, and data analysis procedures. Since test 
chips provide the input data for the logic and circuit simulators and the 
chip layout aids, it is essential that test chips be developed in concert 
with the simulators and layout aids . 
Microelectronic test chips* have been used by the integrated circuit industry 
for many years. Typically, the test chips are substituted at several 
selected sites for integrated circuits on production wafers . The points in 
an integrated circuit production sequence where test chips can provide 
valuable information are illustrated in figure 1. This sequence shows the 
logic design sequence on the left and the circuit layout and fabrication 
Contribution of the National Bureau of Standards, not subject to copyright. 
*In the authors' view, the term test chip is preferred over the term test 
pattern which can be confused with a sequence of electrical pulses used to 
test a circuit. The preferred term used to describe this latter effect is 
test vector. 
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• Design Rules 
• Fault Parameters • Device Parameters 
• Process Parameters 
• Equipment Evaluation 
• Reliabil ity Analysis 
Figure 1. A simplified integrated circuit produc-
tion sequence illustrating the points where test 
chips provide needed information . 
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sequence on the right . Before fabrication, cross checks are made to ensure 
that the physical design correctly implements the logical specification [1]. 
Traditionally, test chips have been used to supply process and device 
parameters and subcircuit data. In recent years, test chips have been used 
to evaluate such processing equipment as photomask aligners [2] and ion 
implanters. Also, reliability information has been obtained from test chips 
containing MOS capacitors which are analyzed for mobile oxide charge 
contamination and interface state densities [3] . In this paper we wish to 
highlight the role of the test chip as identified in figure 1 in circuit 
simulation, logic simulation, and chip layout. 
2. CIRCUIT SIMULATION 
The simulation of the de and timing characteristics of a circuit is essential 
in identifying circuit design flaws prior to the fabrication of complex VLSI 
circuits. In this section, the circuit simulator requirements are discussed 
in terms of test structures for (a) acquiring device parametric data, (b) 
verifying the dynamic circuit performance capability of the fabrication 
process, (c) measuring intrachip parameter variations, and (d) evaluating the 
onset of small geometry effects. 
Simulators such as SPICE [4] or MSINC [5] require device models, device 
parametric data usually collected from test chips, and geometrical layout 
information for the circu.it being simulated. The device engineer "adjusts" 
various parameters in the simulator code so that the device models faithfully 
replicate the observed device performance. From discussions with industrial 
scientists, we found that the de response and timing simulation of MOS 
digital logic circuits is judged as adequate for processes where both the 
design rules and fabrication procedures are stable. In such a stable 
environment, the devices can be modeled with the use of a mixture of 
empirical intuition and physical insight. 
The predictive capability of circuit simulators is greatly reduced when the 
design rules change (e.g., devices become smaller) or when the process is 
changed significantly. For these circumstances more sophisticated device 
phenomena (e.g., short-channel effects) must be taken into account. In the 
long term, industry will need circuit simulation codes and data collection 
methodologies (based on test chips) that are easy to use and upgrade and can 
predict circuit performance as design rules and processes change. 
A commonly accepted test circuit must be developed which can verify that the 
fabrication process is capable of producing circuits with correct dynamic (or 
timing) properties. Traditionally, ring counters which are characterized by 
their frequency of oscillation have been used for this purpose. However, the 
oscillation frequency can often not be adequately simulated (especially in 
MOS circuits) because many interdependent factors contribute to its 
magnitude. A candidate circuit should be easy to measure in chip form and 
its performance should be simple to evaluate. 
As feature sizes become smaller/ the ability to fabricate circuits with 
uniform features will become more difficult. As a result, the percentage 
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variation in device parameters will increase. This variation will make 
circuit simulation more difficult . It also poses a problem in the placement 
of test devices on a test chip , for a device located in one part of the chip 
can have significantly different characteristics from a supposedly identical 
device in another part of the chip . Such effects were observed by Ham [6] 
for the threshold of MOSFETs fabricated in silicon on sapphire. The 
variations can be either intrachip or interchip in nature. 
To illustrate the importance of such parameter variations, we have measured 
the linewidth variations with the use of the cross-bridge test structure [7] 
shown in figure 2.* Using the test structure shown in figure 2, a single 
mask test chip was prepared on a 10X master reticle. The test chip was 
composed of an 12 by 20 array of identical test structures with a design 
linewidth of 6 um. The final photomask was prepared from the master reticle 
by a step-and-repeat process . The photomask was used in conjunction with a 
contact printer and a photolithographic process to etch the test chip pattern 
into an 800-nm thick aluminum layer. The aluminum had been electron- gun 
evaporated and deposited on an oxide film thermally grown on a 2-in . (50 . 8 -
mm) diameter silicon wafer. 
The linewidth variations shown in figure 3 are from a single row of test 
structures measured across the diameter of the wafer. The plot shown in 
figure 3 indicates that the linewidth varies periodically with the chip 
dimension of 250 mil (6 . 35 mm) . This periodic or intrachip variation is 
superimposed on a nonperiodic or interchip linewidth variation due to those 
factors which affect the contact between the photomask and the photoresist-
covered wafer. The periodic or intrachip linewidth variation is due to 
aberrations in the optics of the image repeater used to step and repeat the 
10X reticle. Similar results have been reported for a 15- um line [8] . 
The absolute magnitude of the variations shown in figure 3 is independent of 
the magnitude of the linewidth. Thus , the impact of such linewidth 
variations on device characteristics is quite dramatic especially for small 
devices. The linewidth variation for the lines shown in figure 3 is about 13 
percent. For 1-um lines , the variation would be 70 percent. These results 
illustrate the importance of the location within the test chip where 
"representative" device parameters are measured . Ultimately , the accuracy of 
the data entered into circuit simulators will be limited by both intrachip 
and interchip parameter variations. 
The final item mentioned in this section concerns the development of test 
structures and evaluation techniques which tell when the models used in the 
circuit simulators are no longer valid due to the onset of small geometry 
effects. Of critical importance for future VLSI components are the 
*The linewidth is determined after measurin g the sheet resistance R8 which 
is determined from Rs = (~/~n2)(6V/I) , where I is the current forced 
between r 1 and r 2 and 6V is the voltage difference between v 1 and v 2 • The linewidth W is given by W = RsLI*/6V* , where Lis the distance between 
the voltage taps shown in the figure , r* is the current forced between 
• • * . • • r 1 and r 2 , a nd 6V ~a the voltage difference measured between v 1 and v 2• 
A more detailed account of the measurement is given in reference [7) • 
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5.1 
u 
5.4 
• =l5.3 
~ 1 5.2 
~ 5.1 
5.0 
4.11 
4 .1~----~----~------~----~----~----~~--~ 
0 250 500 750 1000 1250 1!100 m1o 
DISTANCE ACROSS WAFER, mil. 
Figure 3. The variation of the linewidth as determined from 
an array of identical cross-bridge teat structures as shown 
in figure 2. The period of the linewidth variation corre-
sponds to the width of the teat chip, 250 mil (6.35 mm). This 
periodic linewidth is due to aberrations in the optics of 
the image repeater uspd to step and repeat the 10X reticle. 
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evaluation of MOSFET short-channel effects and capacitor fringing field 
effects. 
3. LOGIC SIMULATION 
The logic simulation of the gate level performance of a circuit is essential 
in identifying logic design flaws prior to the fabrication of complex VLSI 
circuits. As shown in figure 1, the logic simulator can also be used to 
develop the test vectors used to test the circuit after fabrication. An 
accurate simulation depends on having proper fault models, correctly 
identified faults and their density, and detailed layout information. 
An example of a test structure which can provide detailed information for 
fault simulation is shown in figure 4. This figure shows a MOSFET array 
which is composed of 100 devices where the gate is connected to the drain . 
This structure appears on test chip NBS-16 [9] which includes two p -channel 
and two n -channel MOSFET arrays. On a 3-in. (76.2-mm) diameter wafer, 380 
arrays containing 38,000 MOSFETs were tested. The results shown in table 1 
are from 26,760 MOSFETs located in the interior portion of the wafer . Both 
the fault location and the relative density of different fault types, both 
clustered and nonclustered, can be determined from the electrical data. A 
fault is considered to be clustered when two or more adjacent MOSFETs 
containing the same fault type are detected in an array. As seen in the 
table, the most frequent fault was #8 , a combination of excessive leakage 
current and low breakdown voltage. 
A major limitation of present logic simulators is their inability to properly 
model faults other than classical faults. The latter comprise those faults 
where signal lines are either shorted to the power supply (stuck-at- one), 
shorted to ground (stuck-at-zero), or simply open circuited. Sievers [10] 
has recently shown how the classical faults and open and short faults can be 
modeled for both n MOS and CMOS circuits. Any of the first five faults listed 
in table 1 could lead to a classical, open, or short fault. But the total of 
these five faults is only a small fraction of the total of the nonclassical 
faults, #6 through #13. Future logic simulators must have the ability to 
model such nonclassical faults in order to enable more realistic circuit 
fault simulations . 
When using a logic simulator, it is essential that there be a one- to-one 
correspondence between the logic representation and the physical layout [1 1]. 
For example, the logic diagram shown in the upper part of figure 5 bears 
little resemblance to the accompanying circuit schematic. To illustrate , the 
wire D joining the two gates is not uniquely found in the circuit schematic. 
To perform a fault simulation where a classical fault (stuck-at-one or stuck-
at-zero) is introduced on this wire is a meaningless exercise . 
4. CHIP LAYOUT 
Chip layout is a very important part of a VLSI design system because the 
layout influences all other parts of the system . For example , the layout 
data set can be used to derive the geometrical data needed by the circuit and 
logic simulators. In addition, the choice of layout notation can restrict 
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Figure 4 . MOSFET array test structure consisting o f 100 
individually addressable transistors shown above. A 
schematic diagram is shown below. 
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Table 1. MOSFET Array Test Results. 
Number Fault 
Number of 
Nonclustered 
Faults 
Number of 
Clustered 
Faults 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
threshold 
parameter 
Poly void/break 
Epi void 
Metal void/break 
Metal bridge 
Gate short 
VT IL Vs 
L 
H 
H L 
L 
L H 
L H L 
H 
H H L 
4 
0 
0 
4 
5 
25 
62 
1 
0 
0 
2 
0 
voltage; IL 
too high; L 
leakage current; v8 
parameter too low. 
breakdown voltage . 
A 
B 
c 
A<>-1 
Bo-1 
C<>----Jl'----.J L----...---__. 
F = 
A·B+C 
F 
Figure s . Lack of correspondence between the logic 
diagram and the circuit schema t ic in that wire 0 does not 
appear uniquely in the circuit diagram. 
FABRICATION SESSION 
0 
0 
0 
0 
0 
0 
0 
1 
2 
The Role of Test ~hi ps in Coordinating Logic and Ci rcu it 
Design a nd Layout Aids for VL SI 
143 
the portability of the design. In the authors' view, the chip layout 
methodology must allow for design portability so that circuits can be 
fabricated in facilities with different design rules . The idea is to supply 
different fabrication facilities with a chip layout description that can be 
adjusted to meet the design rules for that particular facility. This idea 
requires that the manufacturer adjust the chip layout pattern as it appears 
on the photomask to allow for changes in feature sizes during fabrication so 
that features appear with specific dimensions on the finished circuit. One 
layout representation that appears to be a candidate for such portability is 
symbolic notation [12]. 
An additional need in chip layout is to develop test structures that can be 
used to establish layout design rules. Structures useful for this purpose 
are known as random fault test structures where a feature (e.g., metal-to-
silicon contact) is repeated many times within an array [ 13] . Arrays with 
different numbers of features are fabricated and tested for opens or shorts. 
The number of good features per fault characterizes the process. The test 
structures to be developed must be designed so that the intended fault is 
measured. Good design practice dictates that each probe pad used to contact 
an array accommodate two probes (Kelvin contacts) so that one can be assured 
that the probes are making contact [8] • In addition, the arrays must be 
designed so that interferences between other parts of the array are 
eliminated [14). 
5. TEST CHIP 
Despite the long history of test chip usage by the integrated circuit 
industry , there has been relatively little emphasis placed on the development 
of such chips. To make better use of test chips in the future, one must 
develop a coordinated metrological system including advanced parametric test-
ers , commonly accepted parametric tester language, improved microelectronic 
test structures, and efficient information-handling procedures . 
The first multifunction parametric tester specifically designed to measure 
test chips was commercially available in 1978 and now there are at least 
three systems which can be purchased [15]. The availability of these systems 
greatly enhances the use of test chips in production wafer-probe 
environments . The commercially available systems typically have a system 
architecture that is based on the mechanical switch matrix as seen in figure 
6. The accuracy and precision of such systems is limited by noise introduced 
by the switch matrix and long leads. In addition , measurement times can be 
long when measuring low-level quantities. The authors feel that these 
limitations can be overcome by changing the system architecture to the pin-
electronics approach [ 16] as seen in figure 6. Here the stimulus/measure 
(S/M) devices are physically located close to the wafer probes. In addition, 
the number of wafer probes can be profitably increased (20 to 40 in the 
example) because test structures addressed by a wafer-probe array can be 
measured simultaneously. Overall test times for the pin-electronics approach 
should be significantly reduced [ 17]. 
A commonly accepted parametric tester language is needed to facilitate the 
rapid, accurate, and economical transfer of test chip measurements. As is 
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Switch Matrix 
(Existing) 
Stimulus/ 
Measure 
Switch 
Matrix 
1 2 ... 20 
Wafer 
Pin Electronics 
(Proposed) 
I Computer j 
I 
Multiplexer 
... 
S/M 1 1 S/M 2 1· . -jSIM 40 
Wafer 
Figure 6. System architecture of multifunction paramet-
ric test equipment (existing and proposed [17] ). 
Figure 7. Schematic diagram of an integrated gated-diode 
electrometer. The boxes represent probe pads. The off-
chip components are the two de supplies and the resistor. 
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well known, software development costs are very expensive. There is an IEEE 
standard test language named ATLAS (Abbreviated Test Language for All 
Systems) [18] that was originally developed by the commercial airlines 
industry for testing avionics packages. Recently, a s o ftware package was 
developed which translates ATLAS into a test language used in the testing of 
digital printed circuit boards [19]. Currently, there is no comparable 
standard test language for parametric chip testers. 
When developing new test structures, one must decide if there is a 
measurement advantage to be gained by incorporating a portion of the tester 
into the test structure. Such an advantage has been found with the 
integrated gated-diode electrometer shown schematically in figure 7. Low-
level diode leakage currents can be determined by measuring the time decay of 
the output voltage V0 resulting from the momentary application of reverse 
bias voltage VR to the gated diode GD through the MOSFET switch Q1 • The 
internal gated-diode current I is determined from the expression [20]: 
I = (C/ a) (-dV /dt) , 
0 
where C is the diode capacitance and a is the incremental gain of MOSFET 
Q~· The diode capacitance can be determined from C = EA/W where £ is the 
d~electric constant for silicon, A is the area of the diode, and W is the 
width of the depletion region. For a one-sided step junction, W = [2 £ (Vi + 
Vb)/(qN)]l/2 where Vi is the diode voltage, Vb is the built-in voltage, 
q is the electronic charge, and N is the dopant density. The de gain of 
MOSFET Q2 is determined from a= 6V0 /6Vi which is evaluated by closing 
the MOSFET switch Q1 (Vi = VR) and measuring V0 at two different values 
of VR. The expression above assumes that the capacitance of the gated 
diode C is large compared to the gate-source capacitance of MOSFET Q2 • The 
test structure design shown in figure 8 obeys this restriction . The off-chip 
output resistor RL shown in figure 7 is replaced by an on-chip load MOSFET 
Q3 with its gate connected to the v0 point so that it operates in the 
saturated mode. 
Another integrated test structure has recently been reported by Iwai and 
Kohyama [21]. This structure is shown schematically in figure 9. Here, the 
unknown capacitance 
cR [a(v./v ) - 11 
~ oa 
where CR is a known reference capacitor , a is the ac gain of the output 
MOSFET, vi is the rms value of the ac input signal, and v0 a is the 
output at v 0 for vi connected to point "a. " To measure Cx, vi is 
applied to point "a" and the MOSFET switch Q1 is opened by properly biasing ~· The ac gain a is determined from a = v 0 b/Vi where v0 b is the 
output at v0 for vi connected to point "b." In this measurement the 
MOSFET switch Q1 is closed by properly biasing ~ · This structure is useful 
in determining the value of the small capacitances typical of VLSI device 
geometries by connecting many capacitors into an array . 
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Figure 8. The integrated gated-diode elec trometer test 
struc ture shown f o r a polysilicon-gate technology . 
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Figure 9. Schematic diagram of an integrated precision 
capacitance meter. The off-chip components are Vi, RL, 
and the lock-in amplifier. 
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Figure 10 . Wafer maps of the metal-to-n + contact resis-
tance (a) and the n+ sheet resistance (b). The high cor-
reLation between these two parameters leads to the con-
c lusion that excessively high contact resistance was due 
to the lack of adequate control of a phosphorus implant 
process step. 
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Once the information has been collected from test chips , the data must be 
quickly analyzed to be of benefit . Wafer maps of a spectrum of parameters 
are crucial in identifying problems [22). For example , a contact resistance 
problem was identified and correlated to variations in sheet resistance as 
shown in figure 10 [9] . The correlation was identified by observing a high 
correlation of these parameters from a host of other parameters [23) . The 
manufacturer of this wafer would not have identified this problem because his 
procedures called for only two test chips on each product wafer . Other 
information-handling techniques have been developed over the years [24) . The 
industry needs to fully utilize existing techniques and to search for more 
useful and efficient techniques. 
6 . CONCLUSION 
Test ch ips have a role that goes beyond their traditional role involving 
process or subcircuit evaluation . The aduitional role involves supplying the 
data f or the logic and circuit simulators and in setting the design rules for 
chip layout methods . The development of design aids and test chips must be 
coordinated to prov1de a well-integrated design system. In addition , new 
parametric testers are needed that can quickly supply data of increased 
accuracy. The development of such testers must be coordinated with test 
structure development so as to take advantage of on- chip signal processing . 
In addition, effective data-handling techniques (e.g., wafer mapping and data 
management) need further development so as to rapidly reduce data to a useful 
form . In order to transfer test chip designs quickly , accurately , and 
economically , a commonly accepted portable chip layout technique and a 
commonly accepted parametric tester language are needen. 
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